

Formal Modeling and Schedulability Analysis of HPC-DAGs Using Time Petri Nets

KHADIRI Houda^{1,2} BOUKIR Khaoula¹ HLADIK Pierre-Emmanuel² ZAHAF Houssam-Eddine²


Université Ibn Tofail, SETIME¹ – Nantes Université, École Centrale Nantes, LS2N ²

07 - septembre - 2026

1. CONTEXTE ET MOTIVATION


1. CONTEXTE ET MOTIVATION

Plateformes modernes




Les systèmes cyber-physiques (robotique, controle industriel ...) intègrent désormais des architectures hautement hétérogènes.

L'exigence temporelle




Ces systèmes nécessitent des garanties strictes .
L'analyse d'ordonnabilité est fondamentale pour prouver qu'aucune tâches ne dépassera son délai

ANALYSE D'ORDONNANÇABILITÉ



Est ce que l'architecture matérielle est capable d'exécuter l'architecture logicielle en respectant les contraintes temporelles?

ANALYSE D'ORDONNANÇABILITÉ





Est ce que l'architecture matérielle est capable d'exécuter l'architecture logicielle en respectant les contraintes temporelles?



Raisonnement sur un modèle mathématique



L'Évolution des Modèles : Expressivité vs. Complexité



Les modèles simples ne reflètent plus la réalité matérielle



L'Évolution des Modèles : Expressivité vs. Complexité



Les modèles simples ne reflètent plus la réalité matérielle




MODÉLISATION MATHÉMATIQUE

ARCHITECTURE HETEROGENE

plateformes avec différents types d'architectures :
ex : (8 CPUs, 2 GPUs, 2 DLAs)

HPC-DAG Model : (Heterogeneous Parallel Condition Directed Acyclic Graph)

$$\tau = \tau_1, \tau_2, \dots, \tau_n \ / \ \tau = \{T, D, \mathcal{V}, \mathcal{A}, \Gamma, \mathcal{E}\}$$



Specification task


MODÉLISATION MATHÉMATIQUE

ARCHITECTURE HÉTÉROGÈNE

plateformes avec différents types d'architectures :
ex : (8 CPUs, 2 GPUs, 2 DLAs)

HPC-DAG Model:

$$\tau = \tau_1, \tau_2, \dots, \tau_n \quad / \quad \tau = \{T, D, V, A, \Gamma, E\}$$



MODÉLISATION MATHÉMATIQUE

ARCHITECTURE HETEROGENE


plateformes avec différents types d'architectures :
ex : (8 CPUs, 2 GPUs, 2 DLAs)

HPC-DAG Model:

$$\tau = \tau_1, \tau_2, \dots, \tau_n \quad / \quad \tau = \{T, D, V, A, \Gamma, \mathcal{E}\}$$




Le Prix de l'Expressivité : Si une tâche contient k blocs avec A_i implémentations, le nombre de configurations de tâches concrètes générées explose ($\prod A_i$).



Specification task

Concrétisation



Concrete task


MODÉLISATION MATHÉMATIQUE

ARCHITECTURE HETEROGENE

plateformes avec différents types d'architectures :
ex : (8 CPUs, 2 GPUs, 2 DLAs)

HPC-DAG Model:

$$\tau = \tau_1, \tau_2, \dots, \tau_n \ / \ \tau = \{T, D, \mathcal{V}, \mathcal{A}, \Gamma, \mathcal{E}\}$$




Analyse d'ordonnancabilité


DBF (demand-bound-function)

[Zahaf et al. 2021]

Complexe Pessimiste


3. NOTRE APPROCHE







MODEL CHECKING - RPT (Réseaux de Petri temporisés)

COMMENT FONCTIONNE UN MODEL CHECKER ?







MODEL CHECKING - RPT (Réseaux de Petri temporisés)




(a) Task τ

Traduction







MODEL CHECKING - RPT (Réseaux de Petri temporisés)



(a) Task τ


Traduction




Propriété à vérifier : avoid (missed > 0)
analyse d'ordonnacabilté → analyse d'atteignabilité

ROMEO-MODEL-CHECKER


[Lime et al. 2009]




MODEL CHECKING - RPT (Réseaux de Petri temporisés)




(a) Task τ







MODEL CHECKING - RPT (Réseaux de Petri temporisés)




(a) Task τ






MODEL CHECKING - RPT (Réseaux de Petri temporisés)




(a) Task τ

- Analyse exacte de l'ordonnancement
- ne passe pas à l'échelle !


4. PERSPECTIVES





4. PERSPECTIVES



Acceler la verifiacion avec
l'integration des tests
d'ordonnancabilite



4. PERSPECTIVES



MERCI POUR VOTRE ATTENTION